L Number	Hits	Search Text	DB	Time stamp
1	4	(("20020010840") or ("20020007439") or	USPAT;	2004/02/06 12:53
		("20020046327") or ("20020124143")).PN.	US-PGPUB;	
			EPO; JPO;	
1			IBM_TDB	
2	9579	((711/117) or (711/148) or (711/151) or	USPAT;	2004/02/06 12:54
		(711/156) or (711/159) or (707/10) or	US-PGPUB;	
		(707/201) or (709/201) or (709/213) or	EPO; JPO;	
		(709/217)).CCLS.	IBM_TDB	2004/02/06 12:54
3	2929	(((711/117) or (711/148) or (711/151) or	USPAT;	2004/02/06 12:54
		(711/156) or (711/159) or (707/10) or	US-PGPUB; EPO; JPO;	
		(707/201) or (709/201) or (709/213) or (709/217)).CCLS.) and cache	IBM TDB	
4	1098	(((711/117) or (711/148) or (711/151) or	USPAT;	2004/02/06 12:54
4	1090	(711/156) or (711/159) or (707/10) or	US-PGPUB;	2001/02/00 12:51
		(707/201) or (709/201) or (709/213) or	EPO; JPO;	
		(709/217)).CCLS.) and cache and node	IBM TDB	
5	943	(((711/117) or (711/148) or (711/151) or	USPAT;	2004/02/06 12:54
		(711/156) or (711/159) or (707/10) or	US-PGPUB;	
		(707/201) or (709/201) or (709/213) or	EPO; JPO;	
		(709/217)).CCLS.) and cache and node and	IBM_TDB	
		interface	_	
6	657	(((711/117) or (711/148) or (711/151) or	USPAT;	2004/02/06 12:55
		(711/156) or (711/159) or (707/10) or	US-PGPUB;	
		(707/201) or (709/201) or (709/213) or	EPO; JPO;	
		(709/217)).CCLS.) and cache and node and	IBM_TDB	
	627	interface and remote	HCDAM.	2004/02/06 12:55
7	637	(((711/117) or (711/148) or (711/151) or	USPAT; US-PGPUB;	2004/02/06 12:55
		(711/156) or (711/159) or (707/10) or (707/201) or (709/201) or (709/213) or	EPO; JPO;	
		(709/217)).CCLS.) and cache and node and	IBM TDB	
		interface and remote and local	1511-155	
8	16	(((711/117) or (711/148) or (711/151) or	USPAT;	2004/02/06 12:56
"	**	(711/156) or (711/159) or (707/10) or	US-PGPUB;	=====================================
		(707/201) or (709/201) or (709/213) or	EPO; JPO;	
		(709/217)).CCLS.) and cache and node and	IBM TDB	
		interface and remote and local and	-	
		((negative or no or "not") adj (ACK or		
		acknowledge\$4))		
9	148	cache and node and interface and remote	USPAT;	2004/02/06 12:57
		and local and ((negative or no or "not")	US-PGPUB;	
		adj (ACK or acknowledge\$4))	EPO; JPO;	
1	_		IBM_TDB	0004/00/06 10 57
10	2	cache and node and interface and remote	USPAT;	2004/02/06 12:57
		and local and ((negative or no or "not")	US-PGPUB;	
	Ì	adj (ACK or acknowledge\$4)) and (exclusive	EPO; JPO;	
	l	adj copy)	IBM TDB	l <u></u> _

· 2/4/01

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Public	ations/Services Standard	ls Conferences	Careers/Jobs		
(IEEE)	Xplore®			Welcome ent and Trademark Office » Se	
Help FAQ Terms IEE	E Peer Review Quick L	inks		, 30	
Welcome to IEEE Xplore® - Home - What Can I Access? - Log-out	Your search matched A maximum of 500 Descending order. Refine This Searce	results are dis		page, sorted by Relevanc	
Tables of Contents	•	•	ting the current	search expression or enter	
O- Journals & Magazines	new one in the text box. cache <and> node <and> interface <and> remote <and< td=""></and<></and></and></and>				
Check to search within this result set Check to search within this result set Results Key:					
	JNL = Journal or M	agazine CNF	= Conference	STD = Standard	
Search					
O- By Author O- Basic O- Advanced	Results: No documents ma	itched your q	uery.		
Member Services					
O- Join IEEE O- Establish IEEE Web Account					
O Access the IEEE Member Digital Library	Conference Proceedings Standa	rds I Saarch by Author	I Rasic Search I Advan	red Search I Join IFFF I Web Account &	

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publica	ations/Services Standa	ards Conterences Careers/Jobs	
EEE	RELEASE 1.6		Welcome tent and Trademark Office
Help FAQ Terms IEE	E Peer Review Quick	k Links 💆	» Se
Welcome to IEEE Xplores - Home - What Can I Access? - Log-out	A maximum of 50 Descending order Refine This Sea	rch:	
Tables of Contents Journals & Magazines Conference Proceedings Standards	new one in the te cache <and> node</and>	our search by editing the current ext box. <and> interface <and> remote <and <and="" box.="" check="" cnf="Conference</td" content="" current="" ext="" magazine="" of="" the=""><td>Search !</td></and></and></and>	Search !
Search - By Author - Basic - Advanced	Results:	matched your query.	
Member Services - Join IEEE - Establish IEEE - Web Account - Access the - IEEE Member - Digital Library			
Home Log-out Journals	Conference Proceedings I Star	ndards I Search by Author I Basic Search I Advan	ced Search Join IEEE Web Account

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE --- All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Меп	nbership	Publ	ications/Services	Standards	Conferences	Careers/Jobs			
		E	Xplore				Welcome Itent and Trademark Office	•	
<u>Help</u>	FAQ Te	rms I	EEE Peer Review	Quick Lin	ks	E	» :	se	
00	ome to 1333 - Home - What Cai I Access' - Log-out	n	Your search	n of 500 re ng order.		8 documents. played, 15 to a	page, sorted by Relevan	C	
0	es of Conter - Journals & Magaz - Conferer Proceedi - Standard	ines ice ings	You may renew one in cache <and< th=""><th colspan="6">You may refine your search by editing the current search expression or enterinew one in the text box. cache <and> node <and> interface <and> remote <and< th=""></and<></and></and></and></th></and<>	You may refine your search by editing the current search expression or enterinew one in the text box. cache <and> node <and> interface <and> remote <and< th=""></and<></and></and></and>					
Ŏ	eh - By Autho - Basic - Advance		Results:		ched your q				
00 0	Join IEEE - Establish Web Acc - Access t IEEE Mer Digital Li	i IEEE ount he nber ibrary	L Conference Proceeds	ings I Standarde	I Search by Author	I Rasic Sparch I Advan	oced Search Lioin IEEE I Web Account	. 1	

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



	4
Membership Publica	tions/Services Standards Conferences Careers/Jobs
IEEE)	Welcome United States Patent and Trademark Office
Help FAQ Terms IEEI	Peer Review Quick Links Se
Welcome to IEEE Xplore®	
O- Home O- What Can I Access?	Your search matched 12 of 1002028 documents. A maximum of 500 results are displayed, 15 to a page, sorted by Relevance Descending order.
O- Log-out	Refine This Search:
Tables of Contents	You may refine your search by editing the current search expression or enter new one in the text box.
O- Journals & Magazines	cache <and> node <and> remote <and> local Search</and></and></and>
Conference Proceedings	☐ Check to search within this result set
O- Standards	Results Key: JNL = Journal or Magazine CNF = Conference STD = Standard
Search - By Author - Basic - Advanced	1 A configurable RMI mechanism for sharing distributed Java objects Hagimont, D.; Boyer, F.; Internet Computing, IEEE, Volume: 5, Issue: 1, JanFeb. 2001
Member Services	Pages:36 - 43
O- Join IEEE	[Abstract] [PDF Full-Text (332 KB)] IEEE JNL
O- Establish IEEE Web Account	2 Origin 2000 design enhancements for communication intensive applications
O- Access the IEEE Member Digital Library	Abandah, G.A.; Davidson, E.S.; Parallel Architectures and Compilation Techniques, 1998. Proceedings. 1998 International Conference on , 12-18 Oct. 1998 Pages: 30 - 39
	[Abstract] [PDF Full-Text (124 KB)] IEEE CNF
	3 Multiple-landmark routing for large groups in ad hoc networks Xiaoyan Hong; Gerla, M.; Li Ma; MILCOM 2002. Proceedings, Volume: 1, 7-10 Oct. 2002 Pages:495 - 500 vol.1
	[Abstract] [PDF Full-Text (796 KB)] IEEE CNF
	4 Design of an I/O balancing file system on Web server clusters Wei Liu; Min Wu; Xinming Ou; Weimin Zheng; Meiming Shen; Parallel Processing, 2000. Proceedings. 2000 International Workshops on , 21 Aug. 2000 Pages:119 - 125
	[Abstract] [PDF Full-Text (496 KB)] IEEE CNF

5 Cashmere-VLM: Remote memory paging for software distributed sh memory

Dwarkadas, S.; Hardavellas, N.; Kontothanassis, L.; Nikhil, R.; Stets, R.; Parallel and Distributed Processing, 1999. 13th International and 10th Sympc on Parallel and Distributed Processing, 1999. 1999 IPPS/SPDP. Proceedings, April 1999

Pages:153 - 159

[Abstract] [PDF Full-Text (92 KB)] IEEE CNF

6 Flexible use of memory for replication/migration in cache-coherent multiprocessors

Soundararajan, V.; Heinrich, M.; Verghese, B.; Gharachorloo, K.; Gupta, A.; Hennessy, J.;

Computer Architecture, 1998. Proceedings. The 25th Annual International Symposium on , 27 June-1 July 1998

Pages: 342 - 355

[Abstract] [PDF Full-Text (80 KB)] IEEE CNF

7 Performance analysis of parallel hash join algorithms on a distribut shared memory machine implementation and evaluation on HP exemp SPP 1600

Nakano, M.; Imai, H.; Kitsuregawa, M.; Data Engineering, 1998. Proceedings., 14th International Conference on , 23-Feb. 1998 Pages:76 - 85

[Abstract] [PDF Full-Text (168 KB)] IEEE CNF

8 PRISM: an integrated architecture for scalable shared memory

Ekanadham, K.; Beng-Hong Lim; Pattnaik, P.; Snir, M.; High-Performance Computer Architecture, 1998. Proceedings., 1998 Fourth International Symposium on , 1-4 Feb. 1998

Pages:140 - 151

[Abstract] [PDF Full-Text (116 KB)] IEEE CNF

9 PRISM-a design for scalable shared memory

Kattamuri, E.; Beng-Hong Lim; Pattnaik, P.; Snir, M.; Innovative Architecture for Future Generation High-Performance Processors a Systems, 1997, 22-24 Oct. 1997 Pages: 29

[Abstract] [PDF Full-Text (76 KB)] IEEE CNF

10 The M-Machine multicomputer

Fillo, M.; Keckler, S.W.; Dally, W.J.; Carter, N.P.; Chang, A.; Gurevich, Y.; Le W.S.;

Microarchitecture, 1995. Proceedings of the 28th Annual International Sympo on , 29 Nov.-1 Dec. 1995

Pages:146 - 156

е

[Abstract] [PDF Full-Text (1176 KB)] IEEE CNF

11 Simple COMA node implementations

Hagersten, E.; Saulsbury, A.; Landin, A.;

System Sciences, 1994. Vol. I: Architecture, Proceedings of the Twenty-Seve

Hawaii Internation Conference on , Volume: 1 , 4-7 Jan. 1994

Pages:522 - 533

[Abstract] [PDF Full-Text (1000 KB)] IEEE CNF

12 Analysis of a class of distributed directory algorithms

Gopal, P.M.; Kadaba, B.K.;

INFOCOM '89. Proceedings of the Eighth Annual Joint Conference of the IEEE Computer and Communications Societies. Technology: Emerging or Convergi

IEEE CNF

IEEE , 23-27 April 1989 Pages: 293 - 302 vol.1

[Abstract]


[PDF Full-Text (604 KB)]

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved



> about : > feedback **US Patent & Trademark Office**



Search Results

Search Results for: [(cache AND node AND interface AND remote AND local AND negative AND acknowledge AND coherence AND exclusive AND copy)] Found **18** of **126,861 searched**.

Search within Results		
	GO	> Advanced Search
> Search Help/Tips		

Sort by: **Title** Publication **Publication Date** Score

Binder

Results 1 - 18 of 18 short listing

Multigrain shared memory

82%

Donald Yeung, John Kubiatowicz, Anant Agarwal

ACM Transactions on Computer Systems (TOCS) May 2000

Volume 18 Issue 2

Parallel workstations, each comprising tens of processors based on shared memory, promise cost-effective scalable multiprocessing. This article explores the coupling of such small- to medium-scale shared-memory multiprocessors through software over a local area network to synthesize larger shared-memory systems. We call these systems Distributed Shared-memory MultiProcessors (DSMPs). This article introduces the design of a shared-memory system that uses multiple granularities of sharing, ca ...

Architecture and design of AlphaServer GS320

80%

Kourosh Gharachorloo , Madhu Sharma , Simon Steely , Stephen Van Doren Proceedings of the ninth international conference on Architectural support for programming languages and operating systems November 2000 Volume 28, 34 Issue 5, 5

This paper describes the architecture and implementation of the AlphaServer GS320, a cache-coherent non-uniform memory access multiprocessor developed at Compaq. The AlphaServer GS320 architecture is specifically targeted at medium-scale multiprocessing with 32 to 64 processors. Each node in the design consists of four Alpha 21264 processors, up to 32GB of coherent memory, and an aggressive IO subsystem. The current implementation supports up to 8 such nodes for a total of 32 processors. While s ...

Architecture and design of AlphaServer GS320

80%

Kourosh Gharachorloo, Madhu Sharma, Simon Steely, Stephen Van Doren **ACM SIGPLAN Notices** November 2000

Volume 35 Issue 11

h

This paper describes the architecture and implementation of the AlphaServer GS320, a

g e С cf cache-coherent non-uniform memory access multiprocessor developed at Compaq. The AlphaServer GS320 architecture is specifically targeted at medium-scale multiprocessing with 32 to 64 processors. Each node in the design consists of four Alpha 21264 processors, up to 32GB of coherent memory, and an aggressive IO subsystem. The current implementation supports up to 8 such nodes for a total of 32 processors. While s ...

4 The Stanford FLASH multiprocessor

80%



Jeffrey Kuskin , David Ofelt , Mark Heinrich , John Heinlein , Richard Simoni , K. Gharachorloo , J. Chapin , D. Nakahira , J. Baxter , M. Horowitz , A. Gupta , M. Rosenblum , J. Hennessy

25 years of the international symposia on Computer architecture (selected papers) August 1998

5 The Stanford FLASH multiprocessor

80%



J. Kuskin , D. Ofelt , M. Heinrich , J. Heinlein , R. Simoni , K. Gharachorloo , J. Chapin , D. Nakahira , J. Baxter , M. Horowitz , A. Gupta , M. Rosenblum , J. Hennessy

ACM SIGARCH Computer Architecture News, Proceedings of the 21ST annual international symposium on Computer architecture April 1994 Volume 22 Issue 2

The FLASH multiprocessor efficiently integrates support for cache-coherent shared memory and high-performance message passing, while minimizing both hardware and software overhead. Each node in FLASH contains a microprocessor, a portion of the machine's global memory, a port to the interconnection network, an I/O interface, and a custom node controller called MAGIC. The MAGIC chip handles all communication both within the node and among nodes, using hardwired data paths for efficient data moveme ...

6 Computing curricula 2001

80%



Journal on Educational Resources in Computing (JERIC) September 2001



Distributed file systems: concepts and examples

Eliezer Levy , Abraham Silberschatz ACM Computing Surveys (CSUR) December 1990 77%



The purpose of a distributed file system (DFS) is to allow users of physically distributed computers to share data and storage resources by using a common file system. A typical configuration for a DFS is a collection of workstations and mainframes connected by a local area network (LAN). A DFS is implemented as part of the operating system of each of the connected computers. This paper establishes a viewpoint that emphasizes the dispersed structure and decentralization of both data and con ...

8 Fast detection of communication patterns in distributed executions Thomas Kunz , Michiel F. H. Seuren

77%



Understanding distributed applications is a tedious and difficult task. Visualizations based on process-time diagrams are often used to obtain a better understanding of the execution of the application. The visualization tool we use is Poet, an event tracer developed at the University of Waterloo. However, these diagrams are often very complex and do not provide the user with the desired overview of the application. In

h С g e cf

our experience, such tools display repeated occurrences of non-trivial commun ...

Mark IIIfp hypercube concurrent processor architecture

77%

J. Tuazon , J. Peterson , M. Pniel

Proceedings of the third conference on Hypercube concurrent computers and applications: Architecture, software, computer systems, and general issues -Volume 1 January 1988

The Mark IIIfp Hypercube is a new generation of hypercube concurrent processor system developed at JPL/Caltech, with peak performance of 5 Mips, 14 Mflops per node, and a peak communication rate of 6 Mbytes per second. Each node utilizes two Motorola MC68020 microprocessors, an MC68882 scalar floating-point coprocessor, and a Weitek 8000 floating-point chip set. One of the MC68020 processors serves as the application and computational processor, the other is dedicated to communication. The ...

10 Accelerating shared virtual memory via general-purpose network

77%

村 interface support

Angelos Bilas, Dongming Jiang, Jaswinder Pal Singh

ACM Transactions on Computer Systems (TOCS) February 2001

Volume 19 Issue 1

Clusters of symmetric multiprocessors (SMPs) are important platforms for highperformance computing. With the success of hardware cache-coherent distributed shared memory (DSM), a lot of effort has also been made to support the coherent shared-address-space programming model in software on clusters. Much research has been done in fast communication on clusters and in protocols for supporting software shared memory across them. However, the performance of software virtual memory (SVM) is sti ...

11 Piranha: a scalable architecture based on single-chip multiprocessing

77%

Luiz André Barroso , Kourosh Gharachorloo , Robert McNamara , Andreas Nowatzyk , Shaz Qadeer, Barton Sano, Scott Smith, Robert Stets, Ben Verghese

ACM SIGARCH Computer Architecture News, Proceedings of the 27th annual international symposium on Computer architecture May 2000

Volume 28 Issue 2

The microprocessor industry is currently struggling with higher development costs and longer design times that arise from exceedingly complex processors that are pushing the limits of instruction-level parallelism. Meanwhile, such designs are especially ill suited for important commercial applications, such as on-line transaction processing (OLTP), which suffer from large memory stall times and exhibit little instruction-level parallelism. Given that commercial applications constitute by fa ...

12 Adaptive, fine-grained sharing in a client-server OODBMS: a callback-

77%

4 based approach

Markos Zaharioudakis, Michael J. Carey, Michael J. Franklin ACM Transactions on Database Systems (TODS) December 1997

cf

For reasons of simplicity and communication efficiency, a number of existing objectoriented database management systems are based on page server architectures; data pages are their minimum unit of transfer and client caching. Despite their efficiency, page servers are often criticized as being too retrictive when it comes to concurrency, as existing systems use pages as the minimum locking unit as well. In this paper we show how to support object-level locking in a page-server context. Sev ...

h g e

13 SoftFLASH: analyzing the performance of clustered distributed virtual shared memory

77%

Andrew Erlichson, Neal Nuckolls, Greg Chesson, John Hennessy

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems September 1996

Volume 31, 30 Issue 9, 5

One potentially attractive way to build large-scale shared-memory machines is to use small-scale to medium-scale shared-memory machines as clusters that are interconnected with an off-the-shelf network. To create a shared-memory programming environment across the clusters, it is possible to use a virtual sharedmemory software layer. Because of the low latency and high bandwidth of the interconnect available within each cluster, there are clear advantages in making the clusters as large as possi ...

14 Verification techniques for cache coherence protocols

77%

Fong Pong , Michel Dubois

ACM Computing Surveys (CSUR) March 1997

Volume 29 Issue 1

In this article we present a comprehensive survey of various approaches for the verification of cache coherence protocols based on state enumeration, (symbolic model checking, and symbolic state models. Since these techniques search the state space of the protocol exhaustively, the amount of memory required to manipulate that state information and the verification time grow very fast with the number of processors and the complexity of the protocol mechanism ...

15 Scheduler-conscious synchronization

77%



Leonidas I. Kontothanassis , Robert W. Wisniewski , Michael L. Scott ACM Transactions on Computer Systems (TOCS) February 1997

Volume 15 Issue 1

Efficient synchronization is important for achieving good performance in parallel programs, especially on large-scale multiprocessors. Most synchronization algorithms have been designed to run on a dedicated machine, with one application process per processor, and can suffer serious performance degradation in the presence of multiprogramming. Problems arise when running processes block or, worse, busy-wait for action on the part of a process that the scheduler has chosen not to run. We show ...

16 SM-prof: a tool to visualise and find cache coherence performance d bottlenecks in multiprocessor programs

77%

ACM SIGMETRICS Performance Evaluation Review , Proceedings of the 1995 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems May 1995

Volume 23 Issue 1

Cache misses due to coherence actions are often the major source for performance degradation in cache coherent multiprocessors. It is often difficult for the programmer to take cache coherence into account when writing the program since the resulting access pattern is not apparent until the program is executed.SM-prof is a performance analysis tool that addresses this problem by visualising the shared data access pattern in a diagram with links to the source code lines causing performance degrad ...

17 Fine-grained sharing in a page server OODBMS

77%

Michael J. Carey, Michael J. Franklin, Markos Zaharioudakis

g e h С cf

ACM SIGMOD Record , Proceedings of the 1994 ACM SIGMOD international conference on Management of data May 1994

Volume 23 Issue 2

For reasons of simplicity and communication efficiency, a number of existing object-oriented database management systems are based on page server architectures; data pages are their minimum unit of transfer and client caching. Despite their efficiency, page servers are often criticized as being too restrictive when it comes to concurrency, as existing systems use pages as the minimum locking unit as well. In this paper we show how to support object-level locking in a page server context. Se ...

18 The Wisconsin Wind Tunnel: virtual prototyping of parallel computers
Steven K. Reinhardt, Mark D. Hill, James R. Larus, Alvin R. Lebeck, James C. Lewis,
David A. Wood

5 77% 5,

ACM SIGMETRICS Performance Evaluation Review , Proceedings of the 1993 ACM SIGMETRICS conference on Measurement and modeling of computer systems June 1993

Volume 21 Issue 1

Results 1 - 18 of 18 short listing

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2004 ACM, Inc.